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RESEARCH OBJECTIVES
We wish to investigate circuits containing devices that are nonlinear and/or time-
variant and/or active, including transistors, tunnel diodes, and varactor diodes. Such
investigations include (a) theoretical and experimental behavior of parametric amplifiers,
frequency multipliers, mixers, transistor and tunnel-diode circuits; and (b) theoretical
study of those properties that are invariant under certain types of imbeddings, in part by
means of a general voltage-current conservation theorem.
P. Penfield, Jr., R. P. Rafuse, C. L. Searle, R. D. Thornton
A. RECENT DEVELOPMENTS IN PARAMETRIC MULTIPLIERS
1. Introduction
This report is a compendium of some of the theoretical and experimental work
carried out here and at Lincoln Laboratory, M.I.T., since the summer of 1962 on
1,2
varactor multipliers. Diamond has carried out analyses on the effects of "extra"
(larger number than necessary) idlers on quadruplers and octuplers with somewhat
surprising results. An analysis has also been made on overdriven doublers using both
abrupt- and graded-junction diodes3 with very simple models assumed for the forward
characteristics. The results of the overdriven doublers lead to simple analysis tech-
niques for doublers using diodes with radical nonlinear capacitances. Some experimental
circuits have been developed which yield stable, high-efficiency, low spurious-content
operation.
The use of more idlers than necessary yields higher efficiency and power handling
than does the use of just the necessary number. When overdriven, the graded junction
shows higher efficiency than the abrupt-junction in the doubler circuit. Care in circuit
design can result in stable, clean operation of frequency multipliers.
2. Extra Idlers
As is now well known, nonoverdriven abrupt-junction multipliers of order greater
than X2 require currents flowing at some of the lower harmonics in order that nonzero
output be achieved. The necessary "idler" frequencies can easily be identified by
realizing that the junction voltage is proportional to the square of the junction charge.
As shown by Penfield and Rafuse, 4 the necessary idler configurations for some of the
*This work was supported in part by the National Aeronautics and Space Admin-
istration (Grant NsG-419).
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low-order multipliers become
(a) Tripler: 1-2-3
(b) Quadrupler: 1-2-4
(c) Quintupler: 1-2-3-5, 1-2-4-5
(d) Sextupler: 1-2-3-6, 1-2-4-6
(e) Septupler: 1-2-3-6-7, 1-2-4-6-7,
1-2-3-5-7, 1-2-3-4-7, 1-2-4-5-7, 1-2-4-8-7*
(f) Octupler: 1-2-4-8.
Note that these idler schemes contain the minimum necessary number of idlers. The
septupler marked with the asterisk is unusual in that an idler at a frequency higher than
the output frequency is necessary for output at 70
The question that now arises concerns the effect of "unnecessary" or "extra" idlers.
For example, although the 1-2-4 quadrupler configuration will operate efficiently, what
would be the effect of adding an extra idler to form a 1-2-3-4 quadrupler? Similarly,
what would be the effects produced in a 1-2-3-4-5 quintupler or a 1-2-4-6-8 octupler?
The problem is very complex and can, in general, only be solved by detailed com-
putation, with the aid of a digital computer, on each multiplier. Two solutions for extra-
idler multipliers have been obtained by Diamond, 1,2 namely, the 1-2-3-4 and 1-2-4-6-8.
The results are of extreme interest.
First, we compare the two quadrupler configurations in the notation of Penfield and
Rafuse.4 The symbols used in the tables that follow are:
c = Smax/Rs' the varactor cutoff frequency (at breakdown)
S= drive frequency
Wout = output frequency
R = varactor series-loss resistance
-1
Cmin = Smax = minimum junction capacitance (at VB)
V B = breakdown voltage
# = contact potential
V = average bias voltage.
The others are self-explanatory. The formulation for low-frequency efficiency is due
5
to Uhlir.
We note in Table XXIX-1 that the 1-2-3-4 configuration has not only higher effi-
ciency, but higher power handling (without overdriving) as well. Perhaps the lossless
idler approximation masks some disabilities of the 1-2-3-4 quadrupler. If we assume
an idler-loss resistance equal in value to the varactor series-loss resistance R (exter-
nal idler circuit Q = diode Q) and again compare the two circuits a(i- 2 -4) = 25 and
a(1-2- 3 -4) = 16, 3(1-2-4) = 0.020 and P(1-2-3-4) = 0.023. It is obvious that the presence
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of idler loss only serves to accentuate the better efficiency of the 1-2-3-4 circuit over
the 1-2-4. The power levels are relatively unchanged.
Table XXIX-1. Comparison of 1-2-4 and 1-2-3-4 quadruplers. In each case,
the idler circuit loss is assumed to be zero (only diode loss
present). Values are useful for wout < 0. 1 c .
PARAMETER 1- 2 - 4 1- 2 - 3 - 4
EFFICIENCY
E - ( ou/O oc = 15.6 o = 11.4
POWER INPUT
t0n "--B o = 0.0196 = 0.0226
INPUT RESISTANCE
in. A S a/,,o A = 0.150 A= 0.096
LOAD RESISTANCE
R4 t-- B Sma/,, B = 0.0513 B = 0.0625
BIAS VOLTAGE
^ V + V = 0.334 V= 0.330V=
A similar comparison is made between the 1-2-4-8 and 1-2-4-6-8 octuplers in
Table XXIX-2. It is again obvious that the 1-2-4-6-8 configuration exceeds in both
efficiency and power handling the 1-2-4-8 octupler. As before, a comparison with equal
external idler and diode Q's gives a(1-2- 4 - 8 ) = 31.3 and a(1-2- 4 - 6 - 8 )= 2 3 . 1, (1-2-4-8)=
0. 020 and 3(1-2-4-6-8) = 0. 025. It is apparent that the extra idler gives improved per-
formance even with idler loss included.
One is tempted to make some fairly general conclusions from the admittedly sparse
data obtained thus far. Table XXIX-3 presents the a and P for a group of varactor
multipliers. If we extrapolate the results for the quadrupler to the quintupler and
sextupler it appears that the addition of the 3wo idler to give a 1-2-3-4-5 quintupler and
the 3wo and 5wo idlers to give a 1-2-3-4-5-6 sextupler would result in a's and P's
o-3-4) circuits. It is also very tempting to
commensurate with the X2, X3 and X4(1-2-3-4) circuits. It is also very tempting to
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Table XXIX-2. Comparison of 1-2-4-8 and 1-2-4-6-8 octuplers. In each case
idler circuit loss is zero. Values are good for ou < 0. 1
PARAMETER 1 - 2 - 4 - 8 1- 2 -4 - 6 - 8
EFFICIENCY
S e ( /o= 21.0 0(= 14.9
POWER INPUT
pn ( + ) n = 0.0198 i = 0.0248
INPUT RESISTANCE
Ri, = A Sa/oo A 0.103 A= 0.140
LOAD RESISTANCE
R = B Sax/Co , = 0.0188 B = 0.0251
BIAS VOLTAGE
S Vo +V0 + V = 0.351 V= 0.347
estimate that the addition of extra idlers to the octupler to yield a 1-2-3-4-5-6-7-8 octu-
pler would bring the octupler results into line with the rest of the multipliers. But
the computational complexity that is required to check such results is extremely high.
It is hoped that future work may lead to a unified theory which will predict essentially
equivalent efficiencies (in terms of the output frequency to cutoff frequency ratio) and
equivalent power-handling capabilities (in terms of the input frequency) for the same
diode, regardless of the order of multiplication. In this vein it is interesting to note
that the 1-2-4-6-8 octupler is already more efficient than the 1-2-4 quadrupler (for the
same output frequency).
3. Overdriven Doublers
An analysis has been carried out here on the overdriven abrupt- and graded-junction
doublers.3 The model chosen for the forward region was exceedingly simple; it was
assumed that the diode elastance (C- 1 ) went to zero at charges greater than the charge
equivalent to the contact potential, and it was further assumed that the series resistance
remained constant in the forward direction. Both of these assumptions, although radical,
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Table XXIX-3. Values of a and P for various multipliers.
ORDER 0C 4
X2* 9.95 0.0277
X3* 11.6 0.0241
X4(1, 2, 3, 4) 11.4 0.0226
X5(1, 2, 4, 5)* 18.6 0.018
X6(1, 2, 4, 6)*' 16.6 0.022
X8(1, 2, 4, 6, 8) 14.9 0.0248
Data from Penfield and Rafuse. 4
are fair approximations. The series-loss resistance will, of course, be reduced by
conductivity modulation effects in the forward direction, but a good part of the losses
in high-quality varactors occurs in the contacts and leads and therefore the total loss
will remain essentially constant. The elastance does not actually go to zero but instead
simply decreases exponentially (along with an increasing conductance, yielding a very
low junction Q); however, at the frequencies of interest the junction impedance level
is so low that the diode can be reasonably represented by just the series loss, R s .
The results for optimum efficiency operation of the optimally overdriven graded- and
abrupt-junction doublers are given in Table XXIX-4 along with the results for nominal
drive 4 for comparison. The most startling result (although one rather frequently and
often embarrassingly observed experimentally) is that the two types of diodes, optimally
overdriven, give essentially equal performances. For the same power input, same
breakdown voltage and same minimum capacitance, the graded-junction and abrupt-
junction diodes are essentially interchangeable in any doubler circuit. The bias voltages
are identical, the input and output resistances and reactances are essentially the same,
and the efficiencies are practically equal.
It is interesting to note that the graded-junction diode must be overdriven by a factor
of 5. 8 (in power), whereas the abrupt-junction diode optimizes when overdriven by only
a factor of 2. 45. Furthermore, the graded junction shows the most improvement in
efficiency and actually exceeds the efficiency of an abrupt junction when optimally over-
driven.
A second important result, which was not obvious (at least to the author) before the
computer derivation of the overdriven doubler was completed, lies in the ratio of funda-
mental to second-harmonic charge. If the power output is optimized, the low-frequency
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Table XXIX-4.
PARAMETER
EFFICIENCY
Se-o0Ctot
POWER INPUT
P, .P (v + C, o
INPUT RESISTANCE
Rin = A smax/,o
LOAD RESISTANC E
2 = B Sma /Co
BIAS VOLTAGE
= +
EFFECTIVE
INPUT ELAST-NCE
s = S'i/Smax
EFFECTIVE
OUTPUT ELASTANCE
= sout/s,$
Comparison of overdriven and nonoverdriven abrupt-junction and
graded-junction diodes. Results are valid for Oout < 0.1 W c.
MODE ABRUPT-JUNCTION GRADED-JUNCTION
c)
C = 7.5
oc= 9.95
OVERDRIVEN
NOMINAL
OVERDRIVEN
NOMINAL
OVERDRIVEN
NOMINAL
OVERDRIVEN
NOMINAL
OVERDRIVEN
NOMINAL
OVERDRIVEN
NOMINAL
OVERDRIVEN
NOMINAL
or = 7.0
o=12.8
A= 0.0680
S= 0.0118
A= 0.110
A= 0.0604
B= 0.170
B= 0.102
V= 0.258
Q= 0.409
= 0.37
S = 0.68
3= 0.40
S= 0.67
value of the ratio is 2. 0, regardless of the diode type or the level of overdriving. One
suspects that this result holds true almost universally.
If we assume such a universal behavior, we can calculate the performance for a
variety of other diode types. In particular, we can postulate the "ideal" diode charac-
teristic shown in Fig. XXIX-1 and overdrive so that the elastance waveform is a square
wave of peak-to-peak value Sma x . Such a curve is actually approximated by some of the
very thin diffused, epitaxial diodes, for which the majority of the elastance change takes
place over the first few volts in the back direction and practically no change in elastance
occurs for higher voltages until breakdown is reached. If we assume a constant series
resistance R s, we can calculate efficiency, power, input and output resistances, andS
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,= 0.0680
= 0.0277
A = 0.100
A = 0.080
B = 0.164
B= 0.136
V = 0.258
= 0.349
S= 0.33
= 0.50
S = 0.36
8 = 0.50
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S(q) the rest of the necessary parameters
with ease.
Sma
In Appendix A a detailed derivation
of the overdriven stepwise-diode doubler
Sis presented. It should be noted that
Q,(at)-) such a device will not multiply unless it
is overdriven, otherwise it appears as
Fig. XXIX-1. Stepwise nonlinear elastance a constant elastance. The results are
characteristic, interesting. Presented in Table XXIX-5
are the efficiency, input power, and
input and load resistances for such an overdriven doubler, together with the same
parameters for the overdriven abrupt- and graded-junction doublers operating under the
same conditions (optimum power output, fully driven, average charge equal to zero).
Note that the efficiency increases as the diode becomes, if you wish, more and more
nonlinear; although the power-handling capability decreases. In other words, one trades
Table XXIX-5. Comparison of efficiency, input power, and input and load
resistances for overdriven stepwise-junction, graded-
junction, and abruptjunction doublers. In each case the
diode is driven to the breakdown voltage, output power is
optimized, and the average charge is zero. (The symbols
a, P, A, and B are the same as those in Table XXIX-4.)
PARAMETER STEPWISE GRADED ABRUPT
EFFICIENCY Co= 4.7 oC = 8.25 O = 10.5
INPUT POWER 6 = 0.063 = 0.091 A = 0.115
INPUT RESISTANCE A = 0.212 A= 0.121 A = 0.095
LOAD RESISTANCE 5 = 0.212 B = 0.121 B = 0.095
efficiency for power handling. Although the stepwise doubler probably does not have the
best achievable efficiency (allowing higher harmonic currents to flow may give better
efficiency), it is useful in predicting the behavior of overdriven epitaxial units.
4. Some Observations Concerning y = 0.45
Many people still insist on characterizing a varactor as "not quite abrupt" or "not
quite graded" with, therefore, exponents that lie between 1/2 and 1/3. The author has
never seen one of these "not quite" varactors.
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Every diode has associated with it certain parasitic elements. At low frequencies, at
which most varactor capacitance measurements are made, the major parasitic is case
capacitance. The total capacitance can therefore be written
C=Ccase +Cmin Ljv (1)
where y = 1/2 for abrupt junctions and 1/3 for graded. Extremely careful measurements
were made on several abrupt- and graded-junction varactors with a three-terminal
capacitance bridge (Boonton 75A-S8) and a digital voltmeter.
In no case was a diode found to have an exponent other than 0.500 or 0.333. If care-
ful measurements are made and V B is determined accurately, three points suffice to
determine the three unknowns, c, C case, and C min
. 
For example, careful measurements
on a PSI PC-115-10 diode yielded V = 114.0 volts, C = 0.540 volts, C mi n = 1.81 pf, and
case =0.937 pf. A plot of (C-C case ) - versus v yielded an absolutely straight line
with 17 data points lying on the line. The exponent was precisely 0.500.
Other measurements made on epitaxial units yielded straight lines for (C-C )-3
case
versus v, but the values of Cmi n ' V B , and C would change abruptly at some voltage less
than breakdown. The characteristic S versus v was composed of two straight seg-
ments, one from c( to V a(<VB), and one of lesser slope from V a to V B . In many units
with VB approximately 50 volts, the break voltage Va was only 6-8 volts. The practice of
giving the cutoff frequency of such units at 2, 4 or 6 volts in the reverse direction
(depending on the particular manufacturer's crystal ball) can give large errors in
extrapolated Cmi n and fc at breakdown. The errors are unfortunately in the optimistic
direction and the units will not perform as expected. If Cmi n and fc at V B were given,
the units would be far more conservatively characterized, and multiplier performance
would be more easily predicted.
Briefly, if the diode is characterizable by an exponent over its entire voltage range
(which rules out the so-called hyper-abrupt units) the exponent is either 1/2 or 1/3,
not 0.45, 0.36 or some other approximation, arrived at by neglecting the case capaci-
tance or not recognizing the break in the epitaxial units.
5. Circuit Techniques
Some circuit techniques that have been found useful in our laboratory will now be
described. At this time, good experimental data on overdriven doublers are not avail-
able, but a detailed design of a symmetric two-diode tripler (see Fig. XXIX-2) has been
carried out with quite satisfying results.
The tripler was built with two nearly matched PSI PC-117-47 varactors (with meas-
ured characteristics of Cmin = 6.6 and 6.9 pf, VB + P = 138 v (lowest one of the pair),
4 = 0.64 v, Cease = 2.3 and 1.4 pf). Both the case capacitances and the strays were
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2.65 4.41
0.405 43.2 rmec
56omw 5.13 _ 27. T
14 . 4 .r e #- .50
PC- 17-47
10,000 -  q000, o,ooo 1ooo
10K 10K
INPUT MATC44IN0
NETWORK + 67v- + 67v -
43.8v ZENER DODL6
Fig. XXIX-2. Tripler circuit. (Values of the components are in pf, ih, and ohms.)
used to determine the input matching network that is necessary for a match to the 502
source at the design power level. The idler at Z0 is resonated in the loop formed by
o
the two varactors and the two 1. 99-xLh coils. Two parallel-resonant traps separate the
currents at wo and 30 into the input and output circuits, respectively.
The losses in the individual circuits were measured and included in the efficiency
calculations. The final operating conditions are compared with the predicted values in
Table XXIX-6. The agreement is embarrassingly close, in fact, closer than the accu-
racy of the measuring instruments. It shows that one can design with care and achieve
very close agreement with theory.
Several other interesting observations can be made. First, the multiplier would not
operate self-biased (not very much effort was spent trying) and would simply break up
Table XXIX-6. Theoretical and experimental parameters
for the symmetric tripler.
PARAMETER THEOR. EXPER.
CIRCUIT EFFICIENCY 90% 89.6%
LOAD RESISTANCE 50.1 501
INPUT RESISTANCE 501 48.5
POWER INPUT 560 mw 558 mw
BIAS VOLTAGE 43.7 v 43.8 v
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into spurious oscillations before any appreciable output power could be reached. Second,
biased at the proper voltages from potentiometers, the tripler was stable, until the fre-
quency was changed more than 1% or an attempt was made to overdrive; in either case
it broke up into spurious oscillations. Third, the majority of the spurious oscillations
were identified at their baseband frequency (500-1000 kcps) in the bias circuitry; the
addition of the Zener diodes to the bias circuit provided a sufficiently low incremental
impedance to swamp the spurious generation mechanism. Under these conditions, the
l-db bandwidth of the tripler became 7% and it could be overdriven up to a factor of 1.5
(limited by the driving source) with no sign of spurious oscillations. In fact, it was very
difficult to establish any sort of spurious oscillation; only a radical (20-30%) change in
input frequency would excite a divide-by-two or divide-by-three mode. Fourth, a
1-2-3-4-5 quintupler was built as a following stage; it was noted that the output at
216 mc/sec was free of spurious oscillation only if the input of the quintupler was tuned
properly and presented a 50Q load to the tripler. It appears that many of the problems
arising during the cascading of multipliers can be cured with careful design of each
individual stage.
A spectrum analyzer was used to check the level of the fundamental and unwanted
harmonics at the tripler output. The fundamental and all even harmonics were down
40 db. The fifth harmonic was most prevalent, but still 30 db down. Additional filtering
can easily be added to reduce the unwanted signals to 80 db below the output, if desired.
6. Conclusions
The major conclusion to draw is that a considerable amount of work remains before
parametric multipliers can be considered to be "fully understood." "Jumping to conclu-
sions" in this field is a custom fraught with danger. The author remembers the time
when he considered extra idlers to be equal to extra loss. Unfortunately, intuition seems
to work only in an a posteriori sense for parametric multipliers.
If we disregard the dangers of intuitive reasoning, it appears from the results of the
1-2-3-4 and 1-2-4-6-8 multipliers that extra idlers can improve both the efficiency and
power handling of a varactor multiplier, by nontrivial factors. It also appears (and this
is even farther out on a limb) that appropriate idler schemes will yield multipliers with
nearly equal efficiencies (for the same diode and the same output frequency) and nearly
equal power handling (for the same diode and the same input frequency).
There are two important results from the analysis of the overdriven doublers. The
overdriven graded-junction doubler is somewhat more efficient than the overdriven
abrupt-junction doubler (precisely the opposite result is found when nominally driving).
For identical breakdown voltages and identical minimum capacitances, at the optimal
overdrive level the abrupt-junction and graded-junction diodes are indistinguishable in
a doubler.
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An accompanying result from the overdriven analysis is the charge ratio of Z.0, when
the output power is optimized. At low frequencies the ratio holds regardless of the
degree of nonlinearity. This allows us to compute the characteristics of an infinite vari-
ety of doublers and compare their performances. A particular limiting case, the step-
wise doubler, has been analyzed and found more efficient than the graded junction,
although of somewhat less power-handling capability. It appears that, as the degree of
"nonlinearity" of the varactor characteristic increases, the efficiency, when overdriven,
increases and the power handling decreases.
Very careful measurements show that a diode can be characterized by an exponent
over its full voltage range, only if the exponent is 1/3 or 1/2. Values of y in the range
0.500-0.333 are invariably the result of poor measurement procedure or improper sub-
traction of parasitic-case capacitance. Some epitaxial units may show breaks in the
elastance-voltage characteristic, but their exponents do not usually vary. If the diode
exponent truly varies with back voltage, it cannot properly be said to have an exponent
(even on the "average," whatever that means). Epitaxial units should be characterized
by cutoff frequency and capacitance at breakdown, not by some intermediate voltage.
Experimentally it has been observed that careful design will yield multiplier per-
formance essentially as theory predicts. Spurious oscillations can be minimized if the
bias-circuit impedance can be kept real and small at frequencies from low audio to
an appreciable fraction of the drive frequency. A high-quality Zener diode makes an
almost ideal bias source. Oscillations arising during cascading of multipliers can be
minimized by insuring that the input impedance of the second multiplier is real and equal
to the optimum load resistance for the first multiplier (this is, of course, achievable
with an isolator; but such devices, besides being bulky and heavy, just do not exist
below 100-Z00 mc).
APPENDIX A
Derivation of Stepwise-Junction Doublers
If S(q) is Smax for 0 < q < QB and zero for q < 0 and we assume that the fundamental
charge is twice the second-harmonic charge, then, with the junction so driven that the
charge wave just reaches the breakdown charge QB and averages to zero, we have
q(t) - QB(Z sinci t+ sin Zw t) (2)
3,-3 o o
if the currents are assumed to be "in phase."
The current is given by
4
i(t) - QBwO(cos W t+ cos Zo t), (3)
3N1 o3
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under the assumption that all higher harmonic currents are open-circuited. The result-
ant square wave of elastance becomes
S
SM maxS(t) max2
00 k
+ Hk sin kw t
S 2k
k= 1
The equation of motion for the junction is
v(t) = S(t) i(t) dt
and substituting Eqs. 3 and 4 in Eq. 5 and integrating, we have the fundamental and
second-harmonic components of v(t).
8
v(t) = 8 S QB(cos t- cos 2 t).
9N'Y max o 0
Then
S 1 16 2P. ='IV S Q16.in 2 1 81 Tr max B
For the stepwise junction, however,
B= VB/Smax'
2P. = 0. 0628 V C win B min o
-i
where C . = S
min max
Now we assume a series-loss resistance,
c max/Rs
At low frequencies the dissipated power is
Pdiss 2 (I 2+I2 Rs B 2Rs '
and the efficiency is
P w
E diss o
P. 1 - 3
We can write (12) in the same form as for the other multipliers
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292
(XXIX. CIRCUIT THEORY AND DESIGN)
- (,, /" c )E 2 out c (13)
Therefore a = 4. 7, and 3 = 0. 0628. The input and load resistances are equal, and are
V 1  2 2 max
R. R = (14)in I 2 I 3T w1 2 o
so A = B = 0.212. The average elastance is the same at w and 2 w0 , and is simply
Smax2.
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